Back
productdetail-mob productdetail-mob

Hi3716MV430C/S/T

High performance Zapper+ SoC with high security

Designed for set-top boxes, this SoC solution gives you FHD and HEVC in one cost-effective package. Its powerful Arm Cortex-A7 processor and TDE decode HD video in H.265, H.264, AVS+, MPEG-2, MPEG-4, VC-1, VP6, and VP8, while processing Dolby audio. Flexible connection with various peripheral interfaces optimizes the user experience in stream compatibility, smoothness, and live playback quality.
  • CAS support

  • Proprietary PQ technology for image quality

  • Economical Zapper+ solution

Key Features

CPU
• High-performance Arm Cortex-A7 processor
• Built-in I-cache, D-cache, and L2 cache
• Hardware Java acceleration
• Floating-point coprocessor
Memory Control Interfaces
• DDR3/DDR3L interface
− Maximum capacity of 512 MB for external DDR SDRAM or of 128 MB/256 MB for built-in DDR SDRAM
− 16-bit data width
• SPI NOR flash/SPI NAND flash, parallel SLC NAND flash, or SPI NOR flash+a parallel SLC NAND flash
Video Decoding: HiVXE 2.0 Engine
• H.265 Main/Main 10@Level 4.1 High tier
• H.264 BP/MP/HP@Level 4.2; MVC
• MPEG-1
• MPEG-2 SP@ML and MP@HL
• MPEG-4 SP@Levels 0–3, ASP@Levels 0–5, GMC,
• MPEG-4 short header format (H.263 baseline)
• AVS Main Profile@Level 6.0 and AVS+
• VC-1 SP@ML, MP@HL, and AP@Levels 0–3
• VP6/VP8
• 1-channel 1080p@60 fps decoding
Image Decoding
• JPEG decoding, supporting at most 64 MP
Audio Decoding
• MPEG L1/L2
• Dolby Digital/Dolby Digital Plus decoder-converter
• AAC-LC and HE-AAC V1/V2 decoding
• Downmixing, resampling, and automatic volume control TS Demultiplexing/PVR
• One built-in DVB-C QAM demodulator, compliant with J.83 A/B/C
• Up to 4-channel TS input, or 3-channel TS+1-channel tuner input
• Up to 1-channel TS output
• Up to 96 hardware PID channels
• Recording of scrambled and non-scrambled streams
Security Processing
• Advanced CA feature
• OTP
• AES, DES, and 3DES data encryption and decryption
Graphics and Display Processing: Imprex 2.0 Engine
• Hardware TDE
• 3-layer OSD
• Two video layers
• 16-bit and 32-bit color depth
• Full-hardware anti-aliasing and anti-flicker
• IE, NR, and CCS
• DEI
Audio and Video Interfaces
• PAL, NTSC, and SECAM standard outputs, and forcible standard conversion
• Aspect ratio of 4:3 or 16:9, forcible aspect ratio conversion, and free scaling
• 1080p50(60)/1080i/720p/576p/576i/480p/480i outputs
• HD and SD output for the same source
• Color gamut compliant with the xvYCC (IEC 61966-2-4) standard
• HDMI® 1.4b* with HDCP 1.4
• Analog video interfaces
− One CVBS interface
− One built-in VDAC
− VBI
• Audio interface
− Audio-left and audio-right channels
− S/PDIF interface
− One built-in ADAC
− Output voltage swing up to 2 Vrms
Peripheral Interfaces
• Two USB 2.0 host interfaces (integrated with PHY)
• One 10/100 Mbit/s adaptive Ethernet interface with integrated FE PHY
• One UART interface
• Two SCIs that support T0/T1/T14 protocols, with one SCI supporting 5 V and 3 V cards
• One IR receiver
• One LED and keypad control interface
• Three I2C interfaces
• Multiple groups of GPIO interfaces
Others
• Faster booting
• Integrated dedicated standby processor, with chip standby power less than 30 mW
• TFBGA package
• 2-layer or 4-layer PCB routing

This design incorporates HDMl®technology.

The terms HDMI, HDMI High-Definition Multimedia Interface, HDMI trade dress and the HDMI Logos are trademarks or registered trademarks of HDMI Licensing Administrator, Inc.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy